I hereby certify that this correspondence is being deposited with the United States Postal Service via addressed to : Commissioner of Patents and Trademarks, Alexandria, VA 22313, on March 15, 2004. The applicant and/or attorney requests the date of deposit as the filing date. Depositor: Karen Cinq-Mars

(Signature & date)

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

re application of

March 15, 2004

Rama Divakaruni, et al.

Group Art Unit: to be assigned

Serial No. 10/708,530

Examiner: to be assigned

Filed: 3/10/04

International Business Machines Corporation

2070 Route 52

Hopewell Junction, NY 12533

TITLE:

METHOD FOR MANUFACTURING TUNGSTEN/POLYSILICON WORD LINE STRUCTURE IN VERTICAL DRAM AND DEVICE MANUFACTURED THEREBY

INFORMATION DISCLOSURE STATEMENT

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Sir.

Pursuant to the duty of disclosure set forth in 37 C.F.R. 1.56, and further pursuant to the provisions of 37 C.F.R. 1.97 and 1.98, applicants hereby respectfully submit copies of the non-US patents and publications as listed on Form PTO-1449, attached hereto.

In citing these documents, no representation is made nor intended as to the pertinency or nonpertinency of the art, that better art than that listed is not available, or that other art is not applicable.

No fee is believed to be due for this submission. If any fees are required, however, the Commissioner is hereby authorized to charge such fees to Deposit Account No. 09-0458.

Respectfully submitted,

Rama Divakaruni, et al.

By

H. Daniel Schmumann Registration No. 35,791

Telephone No. 845-894-2481

Docket Number (Optional) Application Number 10/708,530 FIS920030421US1 INFORMATION DISCLOSURE CITATION Applicant(s) Rama Divakaruni, et al. (Use several sheets if necessary) Filing Date **Group Art Unit** March 10, 2004 Not Yet Assigned **U.S. PATENT DOCUMENTS** EXAMINER FILING DATE REF DOCUMENT NUMBER DATE **CLASS SUBCLASS** NAME INITIAL IF APPROPRIATE FOREIGN PATENT DOCUMENTS Translation REF DOCUMENT NUMBER DATE COUNTRY **CLASS** SUBCLASS YES OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.) Divakaruni et al. "Gate Prespacers forHigh Density DRAMS" International Symposium on VLSI Technology Systems and Applications, Taipei, Taiwan (8-10 June 1999)

Akatsu et al., "A Highly Manufacturable 110nm DRAM Technology with 8F2 Vertical Transistor Cellfor 1Gb and Beyond"; Symposium on VLSI Technology; pp 52-53 (2002)

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP Section 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

EXAMINER

DATE CONSIDERED